

2014-09-22

Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report

AN-719 Subscribe Send Feedback

The Altera JESD204B MegaCore function is a high-speed point-to-point serial interface intellectual property (IP).

The JESD204B IP core has been hardware-tested with a number of selected JESD204B-compliant ADC (analog-to-digital converter) and DAC (digital-to-analog) devices.

This report highlights the interoperability of the JESD204B IP core with the DAC37J84 converter evaluation module (EVM) from Texas Instruments Inc. (TI). The following sections describe the hardware checkout methodology and test results.

Hardware Requirements

The hardware checkout test requires the following hardware and software tools:

- Altera Stratix V Advanced Systems Development Kit with 15 V power adaptor
- HSMC breakout board included in the Stratix V Advanced Systems Development Kit
- TI DAC37J84 EVM with 5.0 V power adaptor
- Mini-USB cables
- SMA cables
- Wire for connecting J21 header to HSMC breakout board header
- Oscilloscope with a minimum bandwidth of 4 GHz

Hardware Setup

A Stratix V Advanced Systems Development Kit is used with the TI DAC37J84 daughter card module installed to the development board's FMC connector.


- The DAC37J84 EVM derives power from 5.0 V power adaptor.
- The FPGA and DAC device clock is supplied by the LMK04828 clock generator on the DAC37J84 EVM.
- For subclass 1, the LMK04828 clock generator generates *SYSREF* for the JESD204B IP core as well as the DAC37J84 device.
- The sync_n signal is transmitted from the DAC37J84 to FPGA through a wire connected to J21 (pin 1) of DAC37J84 EVM and HSMC breakout board (pin 3). ⁽¹⁾

ISO 9001:2008 Registered

low part of Inte


*Other names and brands may be claimed as the property of others.

Figure 1: Hardware Setup





⁽¹⁾ The sync_n signal from the DAC does not have direct connection to FPGA 1 through the FMC connector. The FPGA 2 is used as a bridge to transfer the sync_n signal to FPGA 1 through the HSMC connector.



The system-level diagram shows how the different modules connect in this design.

In this setup, where LMF = 841, the data rate of transceiver lanes is 12.288 Gbps. The LMK04828 clock generator provides 307.2 MHz device clock to the FPGA and 1228.8 MHz device clock to the DAC37J84 device. The LMK04828 provides *SYSREF* pulses to both the DAC and FPGA. A wire connects between J21 pin 1 on DAC37J84 EVM (SYNC_N_AB pin) and HSMC breakout board header pin 3 to transmit the sync_n signal from DAC37J84 to FPGA 2. The FPGA 2 acts as a passthrough to deliver sync_n signal to FPGA 1. The DAC37J84 operates in LINK0 only mode (single link) in all configurations.

Note: The FPGA 2 must be configured prior to connecting the wire that carries the sync_n signal to the HSMC breakout board header. Verify that the voltage at the targeted header pin is less than 1.8 V. Refer to the DAC37J84 datasheet for the absolute maximum rating of SYNC_N_AB pin.

DAC3XJ8XEVM Software Setup

The DAC3XJ8XEVM software configures the DAC37J84 device and LMK04828 clock generator for JESD204B link operation.

You need to configure the DAC and LMK04828 with the correct settings and sequence for the JESD204B link to operate at the targeted data rate and JESD204B link parameters. Follow these steps to set up the configuration via the DAC3XJ8XEVM graphical user interface (GUI):

Send Feedback

3

DAC3XJ8XEVM Software Setup

4

- 1. Configure the FPGA.
- In the Quick Start tab, select a value for DAC Data Input Rate, Number of SerDes Lanes, and Interpolation options to meet the settings as stated in Table 6. The DAC device clock is synonymous to the DAC Output Rate.
- 3. Click the 1. Program LMK04828 and DAC3XJ8X button.
- 4. In the DAC3XJ8X Controls tab, select the Clocking sub tab. For the SYNCing of Clock Dividers drop-down list, select Use all SYSREF pulses.
- 5. In the DAC3XJ8X Controls tab, select the JESD Block sub tab.
 - a. At the *Elastic Buffer* section, turn on the Match Char. checkbox.
 - b. At the Initialization Bits section, turn off the TX Does not allow lane syncing checkbox.
 - **c.** Change the K and RBD value accordingly. RBD value is K value minus 1. For example, when K = 32, set RBD = 31.
 - **d.** At the *Configuration for All Lanes* section, for the **SCR** drop-down list, select **SCRAMBLE ON** if scrambler is turned on at the JESD204B IP core. Select **SCRAMBLE OFF** if scrambler is turned off at the JESD204B IP core.
 - e. At the *Errors for SYNC Request and Reporting* section, under the Link0 S column, turn on the Link configuration error, 8b/10b not-in-table code error, and 8b/10b disparity error checkboxes. Optionally, you can turn off all the checkboxes under the Link1 S R columns.
- 6. In the LMK04828 Controls tab, select the SYSREF and SYNC sub tab.
 - a. At the FPGA Clock and SYSREF section, turn on the HS checkbox for DCLK Delay.
 - **b.** At the *SYSREF Configuration* section, change the **SYSREF Divider** value according to the mode and K value of the targeted operation:
 - a. LMFS=148, K=16 and 32, SYSREF Divider=768
 - **b.** LMFS=244, K=16 and 32, SYSREF Divider=512
 - c. LMFS=4421, K=16 and 32, SYSREF Divider=256
 - d. LMFS=8411, K=20, SYSREF Divider=80
 - e. LMFS=8411, K=32, SYSREF Divider=128
 - c. For the SYSREF Source drop-down list, select Normal SYNC.
 - **d.** At the *SYNC Configuration* section, set the following:
 - a. For the SYNC Mode drop-down list, select Pin.
 - **b.** Turn off the **SYSREF SYNC Disable**, **DCLKout0 SYNC Disable**, and **DCLKout2 SYNC Disable** checkboxes.
 - c. Turn on the SYNC Pin Polarity checkbox. Then turn off this option.
 - **d.** Turn on the **SYSREF SYNC Disable**, **DCLKout0 SYNC Disable**, and **DCLKout2 SYNC Disable** checkboxes.
 - e. At the *SYSREF Configuration* section, for the **SYSREF Source** drop-down list, select **SYSREF Pulses**.
- In the Quick Start tab, click the 2. Reset DAC JESD Core button. Then, click the 3. Trigger LMK04828 SYSREF button

You can record steps 4 to 6 in a log file for future replay. Double-click the lower left corner (see Figure 3) of the software. A pop-up Status Log window is launched. Right click at the empty area and select "Clear Log" and close the pop-up window. Perform steps 4 to 6. Re-open the pop-up window and select the series of actions that are recorded. Right click at the empty area and save the selected actions into a file with .cfg extension. Use an editor to delete the read register records. Then transform the write register records into



the format as indicated in the sample setup files that are included in the graphical user interface (GUI) installation. A sample configuration file for the LMF=841, K=32, RBD=31, SCR=1 is shown below.

```
DAC3XJ8X
0x51 0x00FF //enable sync request for link 0
0x54 0x0000 //disable sync request for link 1
0x55 0x0000 //disable error reporting for link 1
0x4F 0x1CC1 //turn on lane sync, match specific character 0x1C to start JESD
buffering
0x4C 0x1F07 //K=32, L=8
0x4B 0x1E00 //RBD=31, F=1
0x4E 0x0F6F //SCR=1, HD=1
0x24 0x0010 //cdrvser_sysref_mode=use all sysref pulses
LMK04828
0x13A 0x00 //sysref divider=128
0x13B 0x80 //sysref divider=128
0x104 0x60 //half step for FPGA device clk
0x139 0x00 //set SYSREF_Mux to "Normal"
0x143 0x11 // trigger SYNC event using "Pin" mode
0x144 0x00 //enable syncing of all clock outputs
0x143 0x31 //toggle SYNC Pin Polarity bit
0x143 0x11 //toggle SYNC Pin Polarity bit
0x144 0xFF //disable syncing of all clock outputs
0x139 0x02 //set SYSREF_MUX to "Pulses"
```

The figures below show the examples of GUI setup for LMF = 841 configuration.

Figure 3: Quick Start Tab


DAC3XJ8X GUI		1	1	The second				
File Debug Set	File Debug Settings Help DAC3XJ8X GUI v1.0							
Quick Start								
Quick Otart	DACSASOA CONTIONS	LINK04020 CONTOIS	LOW Level View	Check ALARMS	USB Status 🥘 Reconnect USB ?			
Ste	p 1 - Choose Clock Mode Ste	p 2 - Choose DAC Configurati	on	Step 3 - Stats!				
	EVM Clocking Mode		umber of SerDes Lanes	DAC Output Rate 1228.8 MSPS	JESD204B Mode (LMFS) 8411			
	Onhoard		erpolation	FPGA Clock	SerDes Linerate			
		1228.8 wsps 1		307.2 MHz	12288 Mbps			
	Step 4 - Program EV	/M						
	Programming Ord 1. Program LMK04	1020 1. Program LMP			4828			
	toggle DAC RES program DAC3	ETB Pin, and DAC3X KJ8X		SYSREF				
	2. Reset DAC JES 3. Trigger SYSREF							
Quick Start Message								
Read Register: DA	C3XJ8X.config108[0x6C] - [0x7] 1/12/2011 11:	44:30 AM CONNE	CTED Idle	TEXAS INSTRUMENTS			

Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report

Altera Corporation



Figure 4: DAC3XJ8X Controls Tab - Clocking








Figure 5: DAC3XJ8X Controls Tab - SERDES and Lane Configuration

😻 DAC3XJ8X GUI	the state of the second state						
File Debug Settings Help							
DAC3XJ8X GUI v1.0							
Quick Start DAC3XJ8X Controls LMK04828 Controls Low Level View Check ALARMS USB Status Reconnect USB ?							
Overview Clocking SE	RDES and Lane Configuration	JESD Block D	Dig Block 1 Dig Block 2	Alarms and Errors			
SERDES Configuration	EN Invert? Lane ID Which RX RX0 V 3 3 3 RX1 V 2 2 2 RX2 V 1 1 1 RX3 V 0 0 0 0 RX4 V 7 5 9 7 RX6 V 6 6 6 9 RX7 V 5 4 4 9	and 20-bit , LOS and dos on the linerate. y SERDES lane can lap to Lane" field, d match the lane ID o o o o o o o o o o o o o	Equalizer, Sampler, Descrializer, and FIFOS	JESD Block			
Operation Successful.	1/12/2011 11:4	14:30 AM CONNEC	TED Idle	TEXAS INSTRUMENTS			

Send Feedback

l

7

Figure 6: DAC3XJ8X Controls Tab - JESD Block

DAC3XJ8X GUI						
File Debug Settings Help	File Debug Settings Help					
DAC3XJ8X GUI v1.0						
Quick Start DAC3XJ8X Controls	LMK04828 Contro	Is Low Leve	el View	Check ALARMS	USB Status 🧿 Reconnect USB ?	
Overview Clocking SERDES a	nd Lane Configurat	ion JESD E	Block Dig E	Block 1 Dig Block 2	Alarms and Errors	
JESD Configuration:		Elastic Buffer			Configuration for All Lanes	
First, set the "Configuration for All Lanes" and then configurations. These values should match the con- link configuration, including Lane ID on the SERDES configuration error" will occur. Next, configure the S errors that will trigger a SYNC request. Generally, a SYNC request. The currently encountered errors c "Alarms and Errors" page. After everything is confi- below. Initialization Bits DESD RESET OFF ♥ OFF ♥ Comma Align EN OFF ♥ Comma Align EN TX Does not allow lane syncing	figuration in the transmitter tab, otherwise a "Link SYNC lines and choose the Ill errors should trigger a an be viewed on the	less than or (equal to K. RBD	Char. to Match bu x 1C aft se Match what? ch	sable "Match Char." if ffering should start right ter the last M/C character is int. Otherwise, a specific ar is used to trigger the start x1C = /R/ char). Tans port upper of DC Block	L M F K S 8 4 1 32 1 N JESDV 16 16 JESD204B V SUBCLASSV RES1 RES2 Subclass 1 0 0 0 SCR HD SCRAMBLE ON ON V Link0 Configuration DD BID ADJCNT PHADJ 0 0 0 0 ADJDIR CS CF Lane Skew 0 0 0 0 0	
Errors for SYIIC Request and Reporting Link0 Link1 S = Enable SYNC Request S R S R R = Enable Error Reporting		3n ment			How is SYSREF used? Skip one pulse then use next V Link1 Configuration	
Multi-frame alignment error Frame alignment error					DID BID ADJCNT PHADJ	
V Frame alignment error Unk configuration error Link configuration error V Elastic buffer overflow V Sb/10b nct-in-table code error V Bb/10b disparity error	SYNCB (LVDS) SYNCB Sleep - SYNC_N_AB (CMOS) Invert CMOS - SYNC_N_CD (CMOS)		e mob form	AN SYNCB Link0 V YNC_AB Link0 V YNC_CD Link1 V	0 0 0 0 0 ADJDIR CS CF 0 0 0 How is SYSREF used? Skip one pulse then use next	
Read Register: DAC3XJ8X.config75[0x4B] - [0x1E0	00] 1/12/2011	11:44:30 AM E	CONNECTED	Idle	🐺 Texas Instruments	



Figure 7: LMK04828 Controls Tab - SYSREF and SYNC

DAC3XJ8X GUI v1.0						
uick Start DAC3	XJ8X Controls	MK04828 Controls	Low Level View	Check AL	ARMS USB Status	Reconnect USB ?
PLL1 Configuration	PLL2 Configura	ation SYSREF an	d SYNC Clock	Outputs		
SYSREF Configuration		Global DDLY SY	YNC Configuration			
SYSREF Source	SYSREF Divider	DDLY Step Count	SYNC Mode		EF must be configured ring will work.	
SYSREF Block PD SYSREF PD SYSREF DDLY PD SYSREF PD SYSREF PUIser PD	Pulse Count	SYSREF DDLY 8	SYSREF SYNC Disable DCLKout0 SYNC Disable DCLKout2 SYNC Disable DCLKout4 SYNC Disable	DCLKout8 SYNC I DCLKout10 SYNC I	Disable 🔽 Disable 🔽	SYNC Pin Polarity SYNC Enable SYNC until PLL2 DLD SYNC until PLL1 DLD
CLKout Delays						
CLKout 0 and 1 FPGA Clock & SYSREF	CLKout 2 and 3 DAC Clock & SYSREF	CLKout 4 and 5 Not Used	CLKout 6 and 7 SMP Clock Outputs	CLKout 8 and 9 Extra FMC Clocks	CLKout 10 and 11 Not Used	CLKout 12 and 13 Extra FMC Clocks
DCLK Delay Dynamic DDLY EN	DCLK Delay Dynamic DDLY EN	DCLK Delay Dynamic DDLY EN	DCLK Delay Dynamic DDLY EN	DCLK Delay Dynamic DDLY EN	DCLK Delay Dynamic DDLY EN	DCLK Delay Dynamic DDLY EN DCLK Continuous?
HS #High #Low ▼ 5 ▼ 5 ▼	HS #High #Low	HS #High #Low	HS #High #Low 5 • 5 •	HS #High #Low	HS #High #Low	HS #High #Low
ADLY Input Divider Only	ADLY Input Divider Only	ADLY Input Divider Only	ADLY Input Divider Only	ADLY Input Divider Only	ADLY Input Divider Only	ADLY Input Divider Only
ADLY (ps) 500	ADLY (ps) 500	ADLY (ps) 500	ADLY (ps) 500	ADLY (ps) 500	ADLY (ps) 500	ADLY (ps) 500
SDCLK Delay	SDCLK Delay	SDCLK Delay	SDCLK Delay	SDCLK Delay	SDCLK Delay	SDCLK Delay
HS ADLY EN DDLY ADLY (ps)	HS ADLY EN DDLY ADLY (ps)	HS ADLY EN DDLY ADLY (ps)	HS ADLY EN DDLY ADLY (ps)	HS ADLY EN	HS ADLY EN DDLY ADLY (ps)	HS ADLY EN DDLY ADLY (ps)

Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report



Figure 8: LMK04828 Controls Tab - Clock Outputs

Debug Settings He	p					
		DAC	3XJ8X GUI	v1.0		
uick Start DAC3	XJ8X Controls LM	/K04828 Controls	Low Level View	Check AL	ARMS USB Status	Reconnect USB ?
PLL1 Configuration	PLL2 Configura	ation SYSREF ar	nd SYNC Clock (Outputs		
CLKout 0 and 1 FPGA Clock & SYSREF	CLKout 2 and 3 DAC Clock & SYSREF	CLKout 4 and 5 Not Used	CLKout 6 and 7 SMP Clock Outputs	CLKout 8 and 9 Extra FMC Clocks	CLKout 10 and 11 Not Used	CLKout 12 and 13 Extra FMC Clocks
Group Powerdown	Group Powerdown Output Drive Level Input Drive Level	Group Powerdown Output Drive Level Input Drive Level	Group Powerdown 📝 Output Drive Level 📄 Input Drive Level 🗐	Group Powerdown 🕼 Output Drive Level 🗍 Input Drive Level 📄	Group Powerdown 📝 Output Drive Level 🗍 Input Drive Level 🥅	Group Powerdown 📝 Output Drive Level 🥅 Input Drive Level 🥅
DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider
8 🗸	2 🗸	8 💌	24 💌	16 💌	8 💌	8 💌
DCLK Source	DCLK Source	DCLK Source	DCLK Source	DCLK Source	DCLK Source	DCLK Source
Divider + DCC + HS	Divider + DCC + HS 👻	Divider 👻	Divider 👻	Divider	Divider 🗨	Divider
DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert
LVDS V	LVPECL 2000 mV	Powerdown 💌	Powerdown 💌	LVDS V	Powerdown 💌	LVDS -
SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source
SYSREF -	SYSREF -	Device Clock	SYSREF -	Device Clock	Device Clock	SYSREF -
SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert
LVDS V	LCPECL -	Powerdown 💌	Powerdown 💌	LVDS -	Powerdown 💌	Powerdown 💌
SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State
Active/Active	Active/Active	Active/Active	Active/Active	Active/Active	Active/Active	Active/Active
SDCLKout_PD	SDCLKout_PD	SDCLKout_PD	SDCLKout_PD	SDCLKout_PD	SDCLKout_PD	SDCLKout_PD
DCLKout_DDLY_PD	DCLKout_DDLY_PD	DCLKout DDLY PD	DCLKout DDLY PD	DCLKout DDLY PD	DCLKout DDLY PD	DCLKout_DDLY_PD
DCLKout_HSg_PD	DCLKout_HSg_PD	DCLKout HSg PD	DCLKout_HSg_PD	DCLKout HSg PD	DCLKout_HSg_PD	DCLKout_HSg_PD
DCLKout ADLYg PD	DCLKout ADLYg PD	DCLKout ADLYg PD	DCLKout ADLYg PD	DCLKout ADLYg PD	DCLKout ADLYg PD	DCLKout ADLYg PD
DCLKout ADLY PD	DCLKout ADLY PD	DCLKout ADLY PD	DCLKout ADLY PD	DCLKout_ADLY_PD	DCLKout_ADLY_PD	DCLKout_ADLY_PD

The LMK04828 clocks:

- CLKout0 supplies device clock to the FPGA.
- CLKout1 is configured as the SYSREF source for the FPGA.
- CLKout2 supplies device clock to the DAC.
- CLKout3 is configured as the SYSREF source for the DAC.

To perform short transport layer test, you must properly set up the pattern checker at DAC transport layer according to the following steps:

- 1. Set bit 12 of the config2 register (address 0x02) to enable short transport layer checker. To do this, highlight the config2 register and check the bit 12 checkbox in the "DAC3XJ8X Controls > Low Level View" tab. Click the **Write Register** button to write the setting to the SPI interface of the DAC37J84.
- 2. Clear bits 8–15 of the config6 register (address 0x06) to disable the "Short Test Error" alarm mask. Clear the bits according to the respective active lanes (for example, bit 8 is for lane0, bit 15 is for lane 7).



To do this, uncheck the **Short Test Error** checkboxes at the *Alarm Masking* section in the "DAC3XJ8X Controls > Alarms and Errors" tab.

- **3.** Set the FPGA to output the corresponding test pattern, according to the parameter configuration listed in **Table 6**.
- **4.** Check the result at bits 8–15 of the config109 register. To do this, press the **Clear Alarms and Read** button in the "DAC3XJ8X Controls > Alarms and Errors" tab and monitor the **Short Test Error** indicator.

Figure 9: DAC3XJ8X Controls Tab - Alarms and Errors

File Debug Settings Help DAC3XJ8X CONtrols LMK04828 Controls Low Level View Circick ALARMS USB Status Reconnect USB ? Quick Start DAC3XJ8X Controls LMK04828 Controls Low Level View Circick ALARMS USB Status Reconnect USB ? Overview Clocking SERDES and Lane Configuration JESD Block Dig Block 1 Dig Block 2 Alarms and Errors The DAC3XJ8X atams are "stick/". Meaning that if an atam occurs, it will constantly report that atam unit is closered, the adarms buto no bease to check if an atam oper-operation conserved, the "Read Atarms" buton conserved, th	A DAC3XJ8X GUI							
Quick Start DAC3XJ8X Controls LMK04828 Controls Low Level View Chick ALARMS USB Status Reconnect USB ? Overview Clocking SERDES and Lane Configuration JESD Block Dig Block 1 Dig Block 2 Alarms and Errors The DAC3XJ8X airms are "sticky". Meaning that if an airm occurs, it will constantly report that and proper operation observed, the "Read Alarms" button to check the alarms. After the alarms. Afte	File Debug Settings Help							
Clocking SERDES and Lane Configuration JECK LOGO FORM Click Color Alarms and Errors Alarms and Read butin to check the alarms. After the alarms have been cleared and proper operation observed, the "Read Alarms" butino can be used to check if an alarm has occure. After the alarms have been cleared and proper operation observed, the "Read Alarms" butino can be used to check if an alarm has occure. After the alarms have been cleared and proper operation observed, the "Read Alarms" butino can be used to fock if an alarm has occure. The alarms for the Color of "FFO Read Error FFO Read Error	DAC3XJ8X GUI v1.0							
Otor work Outcoming	Quick Start DAC3XJ8X Controls LMK04828 Controls Low Level View Check ALARMS USB Status Reconnect USB ?							
The DAC3XJBX alarms are "sticky". Meaning that if an alarm occurs, it will constantly report that alarm until it is cleared. The alarms only have meaning when the DAC is configured and running property. Cick the "Clear Alarms and Read" button to check the alarms have been has occured. Only alarms on enabled RX lanes are valid if "FFO Read Error" or "FFO Read Error" or "FFO Read Error" or "FFO Read Error" or is observed, reset the JESD core and trigger SYSREF again.	Overview Clocking SERDES and Lane Configur	ation JESD Block	Dig Block 1 Dig Block	2 Alarms and Errors				
Alarm Zeros JESD Data DAC PLL Out of Lock Frame Alignment Error Alarm Mid-Levels DAC ALARM Pin Alarm Output Image: Construction of Lock SERDES PLL 0 Out of Lock Alarm Alignment Error Link Configuration Error Alarm Pin Image: Construction of Lock Alarm Output Image: Construction of Lock ALARM Pin Code Group Synch. Error ALARM Pin Polarity Code Group Synch. Error Active High Image: Code Group Synch. Error Ater Masking Difference SYSREF Errors Image: Code Group Synch. Error Short Test Error Image: Code Group Synch. Error Short Test Error Image: Code Group Synch. Error Short Test Error Image: Code Group Synch. Error Error Counting	The DAC3XJ8X alarms are "sticky". Meaning that if an alarm occurs, it will constantly report that alarm until it is cleared. The alarms only have meaning when the DAC is configured and running properly. Click the "Clear Alarms and Read" button to check the alarms. After the alarms have been cleared and proper operation observed, the "Read Alarms" button can be used to check if an alarm has occured. Only alarms on enabled RX lanes are valid. If "FIFO Read Error" or "F							
Alarm Mid-Levels DAC ALARM Pin Alarm Output Alarm Output ALARM Pin Alarm Nid-Levels DAC ALARM Pin Alarm Number ALARM Pin Polarity Active High ATEST b 000000 0 1 0 1 2 Code Group Synch. Error PA Protection Alarms 8b/10b Not-in-Table Error 0 1 2 0 1 2 0 1 2 ATEST b 000000 0 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 <th>DAC PLL Out of Look</th> <th></th> <th></th> <th></th>	DAC PLL Out of Look							
Alarm Output Image: SVSREF Alarms Elastic Buffer Over how Image: Provede Elipty ALARM Pin Polarity 0 1 2 3 Elastic Buffer Match Error Image: SVSREF Alarms Image: Code Group Synch. Error Image: SVSREF Alarms Image: SVS	Alarm Mid-Levels DAC SERDES PLL 0 Out of Lock							
Active High PA Protection Alarms 8b/10b Not-in-Table Error Short Fest Error ATEST b 000000 0 1 2 3 Alarm Masking Error Counting 0 1 2 3 4 SYSREF Errors V V 0 1 2 4 SYSREF Errors V V 0 1 2 4 6 7 PA Palarm V V Lane Number Link 0 Count 0 Read Counter Link 1 Count Link	SYSREF Alarms Ela		FIFO Rea	d Empty				
ATEST b 000000 0 1 2 3 8b/10b Disparity Error LOS Detect Alarm Alarm Masking Error Counting 0 1 2 3 4 5 6 7 SYSREF Errors V V 0 1 2 3 4 5 6 PLD out of Lock V V 0 1 2 3 4 5 6 PLL Out of Lock V V V V V V V Link 0 Count Rw0 Out of Lock LOS Detect Error Link 1 Count 0 Read Counter Link 1 Count Link 1 Count 0 Read Counter Link 1 Count Rund Counter	Active High		Short Te	est Error				
0 1 2 3 Lane Number SYSREF Errors V V 0 1 2 3 4 5 6 7 PAP Alarm V V Lane Alarms 1 <td< td=""><td>TA Hotection Alama</td><td></td><td>LOS Detec</td><td></td></td<>	TA Hotection Alama		LOS Detec					
SYSREF Errors V V 0 1 2 3 4 5 6 7 PAP Alarm V V Lane Alarms Image: Count of the second seco	Alarm Masking	Error Counting						
	SYSREF Errors V V 0 1 2 3 4 5 6 7 PAP Alarm V V Lane Alarms 1 1 1 1 2 3 4 5 6 7 PAP Alarm V V Lane Alarms 1 1 2 3 4 5 6 7 PAP Alarm V V Lane Alarms 1							
Read Register: DAC3XJ8X.config108[0x6C] - [0x3] 1/12/2011 11:44:30 AM CONNECTED Idle 🐺 Texas Instruments	RW1 Out of Lock			bía Tavas lasara arang				



Figure 10: Low Level View Tab

					DAC	C3XJ8	XG	UI v1.0)
uick Start	DAC3XJ8X (Controls	LMK04	1828 Co	ontrols	Low Le	vel V	ew	Check ALARMS USB Status 🔵 Reconnect USB ?
egister Map						_		/rite Data	Register Data
Block / Registe		Address	Default	Mode	Size	Value 4	· :	3002	
ELMK0482	-						l r	Wells Desisters	RW
DAC_RE		0.00	0.4				= l	Write Register	0 mem_sif_reset[1/1]
DAC_I		0x00	0x1	w	1	0x1		Write All	1 📝 📝 mem_twos[1/1]
Config		0x00	0x0218	RW	16	0x0218			2 UNUSED
config		0x01	0x0000	R/W	16	0x0003		ead Data	3 UNUSED
config		0x02	0x2002	R/W	16	0x3002	-	3002	4 mem_nco_ena[1/1]
config	3	0x03	0xF080	R/W	16	0xA300	1	Read Register	5 mem_mixer_gain[1/1]
config		0x04	0x00FF	R/W	16	0xF0F0			6 mem mixer ena[1/1]
config		0x05	0xFF0D	R/W	16	0xFF07		Read All	
config		0x06	0xFFFF	R/W	16	0xF0FF		urrent Address	7 mem_sif4_ena[1/1]
config		0x07	0x0000	R/W	16	0x3100		2	8 UNUSED
config config		0x08 0x09	0x0000 0x0000	R/W R/W	16 16	0x0000 0x0000		2	9 UNUSED
conlig		0x09 0x0A	0x0000	RW	16	0x0000		ote: Load	10 🔄 UNUSED
config		0x0B	0x0000	RW	16	0x0000		onfig will verwrite all	11 UNUSED
config		0x0C	0x0400	R/W	16	0x0400		eqisters.	12 V mem shorttest ena[1/1]
config		0x0D	0x0400	R/W	16	0x0400			13 V mem_zero_invalid_data[1/1]
config		0x0E	0x0400	R/W	16	0x0400	1	Load Config	
config	15	0x0F	0x0400	R/W	16	0x0400		Load Connig	14 mem_dac_bitwidth[1/2]
config	16	0x10	0x0000	R/W	16	0x0000	-	Save Config	15 mem_dac_bitwidth[2/2]
									-
Register Descri	otion							ock	Address Write Data Read Data Generic
mem_dac_bitwidt								AC3XJ8X	x 2 x 3002 x 3002
	ts width of the DAC.					E		ACONDON	
mem_zero_invalio When asserted, t	data[13:13] he data from the JESD	block is zero	ed in the ma	pper to pre	event goof	v output			
	r test purposes this bit			pper to pre	John goor				Write Register Read Register

Hardware Checkout Methodology

The following section describes the test objectives, procedure, and the passing criteria.

The hardware checkout test covers the following areas:

- Transmitter data link layer
- Transmitter transport layer
- Scrambling
- Deterministic latency (Subclass 1)

Transmitter Data Link Layer

This test area covers the test cases for code group synchronization (CGS) and initial lane alignment sequence (ILAS).

On link start up, the receiver issues a synchronization request and the transmitter transmits /K/ (K28.5) characters. The SignalTap II Logic Analyzer tool monitors the transmitter data link layer operation. The DAC3XJ8XEVM software GUI is used to monitor the receiver data link layer operation.



Code Group Synchronization (CGS)

Table 1: CGS	Test Cases
--------------	------------

Test Case	Objective	Description	Passing Criteria
CGS.1	Check that /K/ characters are transmitted when sync_n is asserted.	<pre>The following signals in <ip_variant_name>_ inst_phy.v are tapped: jesd204_tx_pcs_data[(L*32)-1:0] jesd204_tx_pcs_kchar_data[(L*4)-1:0] ⁽²⁾ The following signals in <ip_variant_name> .v are tapped: sync_n jesd204_tx_int The txlink_clk is used as the SignalTap II sampling clock. Each lane is represented by 32-bit data bus in the jesd204_tx_pcs_data signal. The 32-bit data bus is divided into 4 octets. Check the following error in Alarm and Errors tab in the DAC3XJ8XEVM GUI: Code Group Synch Error</ip_variant_name></ip_variant_name></pre>	 /K/ character or K28.5 (0xBC) is transmitted at each octet of the jesd204_tx_pcs_data bus when the receiver asserts the sync_n signal. The jesd204_tx_pcs_kchar_data signal is asserted whenever control characters like /K/ characters are transmitted. The jesd204_tx_int is deasserted if there is no error. The "Code Group Synch Error" in GUI is not asserted.
CGS.2	Check that /K/ characters are transmitted after sync_n is deasserted but before the start of multiframe.	<pre>The following signals in <ip_variant_name>_ inst_phy.v are tapped: jesd204_tx_pcs_data[(L*32)-1:0] jesd204_tx_pcs_kchar_data[(L*4)-1:0] ⁽²⁾ The following signals in <ip_variant_name> .v are tapped: sync_n tx_sysref jesd204_tx_int The txlink_clk is used as the SignalTap II sampling clock. Each lane is represented by 32-bit data bus in the jesd204_tx_pcs_data signal. The 32-bit data bus is divided into 4 octets. Check the following error in Alarm and Errors tab in the DAC3XJ8XEVM GUI: 8b/10b Not-in-Table Error 8b/10b Disparity Error</ip_variant_name></ip_variant_name></pre>	 The /K/ character transmission continues for at least 1 frame plus 9 octets. The sync_n and jesd204_tx_int signals are deasserted. The "8b/10b Not-in-Table Error" and "8b/10b Disparity Error" in GUI are not asserted.

⁽²⁾ L is the number of lanes.

Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report



Table 2: ILAS Test Cases

Test Case	Objective	Description	Passing Criteria
ILA. 1	Check that /R/ and /A/ characters are transmitted at the beginning and end of each multiframe. Verify that four multiframes are transmitted in ILAS phase and receiver detects the initial lane alignment sequence correctly.	<pre>The following signals in <ip_variant_name>_ inst_phy.v are tapped: jesd204_tx_pcs_data[(L*32)-1:0] jesd204_rx_pcs_kchar_data[(L*4)-1:0] ⁽³⁾ The following signals in <ip_variant_name> .v are tapped: sync_n jesd204_tx_int The txlink_clk is used as the SignalTap II sampling clock. Each lane is represented by 32-bit data bus in the jesd204_tx_pcs_data signal. The 32-bit data bus is divided into 4 octets. Check the following error in "Alarm and Errors" tab in the DAC3XJ8XEVM GUI: Frame Alignment Error Multiframe Alignment Error</ip_variant_name></ip_variant_name></pre>	 The /R/ character or K28.0 (0x1C) is transmitted at the jesd204_tx_pcs_data bus to mark the beginning of multiframe. The /A/ character or K28.3 (0x7C) is transmitted at the jesd204_tx_pcs_data bus to mark the end of each multiframe. The sync_n and jesd204_tx_ int signals are deasserted. The jesd204_tx_pcs_kchar_ data signal is asserted whenever control characters like /K/, /R/, /Q/ or /A/ characters are transmitted. The "Frame Alignment Error" and "Multiframe Alignment Error" in the GUI are not asserted.



⁽³⁾ L is the number of lanes.

Test Case	Objective	Description	Passing Criteria
ILA 2	. Check the JESD204B configuration parameters are transmitted in the second multiframe.	The following signals in < <i>ip_variant_name>_</i> inst_phy.v are tapped: jesd204_tx_pcs_data[(L*32)-1:0] The following signal in <<i>ip_variant_name></i>.v is tapped: jesd204_tx_int The txlink_clk is used as the SignalTap II sampling clock. The system console accesses the following registers: ilas_data0 ilas_data1 ilas_data2 ilas_data4 ilas_data5 The content of 14 configuration octets in the second multiframe is stored in these 32-bit registers - ilas_data0, ilas_data1, ilas_data2, ilas_data4 and ilas_data5. Check the following error in "Alarm and Errors" tab in the DAC3XJ8XEVM GUI: Link Configuration Error 	 The /R/ character is followed by /Q/ character or K28.4 (0x9C) in the jesd204_tx_ pcs_data bus at the beginning of second multiframe. The JESD204B parameters read from ilas_data0, ilas_ data1, ilas_data2, ilas_data4, and ilas_data5 registers are the same as the parameters set in the JESD204B IP core Qsys parameter editor. The jesd204_tx_int signal is deasserted if there is no error. The "Link Configuration Error" in the GUI is not asserted.



Test Case	Objective	Description	Passing Criteria
ILA. 3	Check the constant pattern of transmitted user data after the end of 4th multiframes. Verify that the receiver success- fully enters user data phase.	 The following signals in <<i>ip_variant_name>_</i> inst_phy.v are tapped: jesd204_tx_pcs_data[(L*32)-1:0] The following signal in <<i>ip_variant_name></i>.v is tapped: jesd204_tx_int The txlink_clk is used as the SignalTap II sampling clock. The system console accesses the tx_err register. Check the following errors in the Alarm and Errors tab in the DAC3XJ8XEVM GUI: Elastic Buffer Overflow Elastic Buffer Match Error 	 When scrambler is turned off, the first user data is transmitted after the last /A/ character, which marks the end of the 4th multiframe transmitted. ⁽⁴⁾ The jesd204_tx_int signal is deasserted if there is no error. Bits 2 and 3 of the tx_err register are not set to "1". The "Elastic Buffer Overflow" and "Elastic Buffer Match Error" in the GUI are not asserted.

Transmitter Transport Layer

To verify the data integrity of the payload data stream through the TX JESD204B IP core and transport layer, the DAC JESD core is configured to check short transport layer test pattern that is transmitted from FPGA test pattern generator. The DAC JESD core checks the short transport layer test patterns based on F = 1, 2, 4 or 8 configuration. Refer to **Table 6** for the short transport layer test pattern configuration. The short test pattern has a duration of one frame period and is repeated continuously for the duration of the test.


To verify that data from the FPGA digital domain is successfully sent to the DAC analog domain, the FPGA is configured to generate a sine wave. Connect an oscilloscope to observe the waveform at the DAC analog channels.



⁽⁴⁾ When scrambler is turned on, your data pattern cannot be recognized after the 4th multiframe in ILAS phase.

Figure 11: Data Integrity Check Using DAC Short Transport Layer Pattern Checker

This figure shows the conceptual test setup for short transport layer data integrity checking.



The SignalTap II Logic Analyzer tool monitors the operation of the TX transport layer.

Table 3: Transport Layer Test Cases

Test Case	Objective	Description	Passing Criteria
TL.1	Check the transport layer mapping using short transport layer test pattern as specified in the parameter configuration.	 The following signals in altera_jesd204_ transport_tx_top.sv are tapped: jesd204_tx_data_valid jesd204_tx_data_ready The following signal in jesd204b_ed.sv is tapped: jesd204_tx_int The txframe_clk is used as the SignalTap II sampling clock. ⁽⁵⁾ Check the following error in "Alarm and Errors" tab in the DAC3XJ8XEVM GUI: Short Test Error 	 The jesd204_tx_data_ready and jesd204_tx_data_valid signals are asserted. The "Short Test Error" is not asserted.
TL.2	Verify the data transfer from digital to analog domain.	Enable sine wave generator in the FPGA and observe the DAC analog channel output on the oscilloscope.	A monotone sine wave is observed on the oscilloscope.

Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report

Altera Corporation

17

⁽⁵⁾ For LMF=148 configuration, the txlink_clk signal is used as the SignalTap II sampling clock as the txlink_clk frequency is two times of the txframe_clk frequency.

Scrambling

With descrambler enabled, the short transport layer test pattern checker at the DAC JESD core checks the data integrity of scrambler in the FPGA.

The SignalTap II Logic Analyzer tool monitors the operation of the TX transport layer.

Table 4: Descrambler Test Cases


Test Case	Objective	Description	Passing Criteria
SCR.1	Check the functionality of the scrambler using short transport layer test pattern as specified in the parameter configuration.	 Enable descrambler at the DAC JESD core and scrambler at the TX JESD204B IP core. The signals that are tapped in this test case are similar to test case TL.1 Check the following error in "Alarm and Errors" tab in the DAC3XJ8XEVM GUI: Short Test Error 	 The jesd204_tx_data_ ready and jesd204_tx_ data_valid signals are asserted. The "Short Test Error" is not asserted.
SCR.2	Verify the data transfer from digital to analog domain.	Enable descrambler at the DAC JESD core and scrambler at the TX JESD204B IP core. Enable sine wave generator in the FPGA and observe the DAC analog channel output on the oscilloscope.	A monotone sine wave is observed on the oscilloscope.

Deterministic Latency (Subclass 1)

Figure below shows a block diagram of the deterministic latency test setup. The LMK04828 clock generator provides periodic SYSREF pulses for both the DAC37J84 and JESD204B IP core. The period of SYSREF pulses is configured to 2 Local Multi Frame Clocks (LMFC). The SYSREF pulse restarts the LMF counter and realigns it to the LMFC boundary.







The FPGA generates a 16-bit digital sample with a value of 8000 hexadecimal number at the transport layer. The most significant bit of this digital sample has a logic 1 and this bit is pin out at FPGA 1. This bit is transmitted to FPGA 2, which passes this signal to the HSMC breakout board header. This bit is probed at oscilloscope channel 1. The DAC analog channel is probed at oscilloscope channel 2. With two's complement value of 8000h, a pulse with the amplitude of negative full range is expected at DAC analog channel 1. The time difference between the pulses at channel 1 (t0) and channel 2 (t1) is measured. This is the total latency of the JESD204B link, the DAC digital blocks, and analog channel.

Table 5: Deterministic Latency Test Cases

Test Case	Objective	Description	Passing Criteria
DL. 1	Measure the total latency.	Measure the time difference between the rising edge of pulses at oscilloscope channel 1 and 2.	The latency should be consistent.

Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report



19

Test Case	Objective	Description	Passing Criteria
DL. 2	Re-measure the total latency after DAC power cycle and FPGA reconfiguration.	Measure the time difference between the rising edge of pulses at oscilloscope channel 1 and 2.	The latency should be consistent.

JESD204B IP Core and DAC37J84 Configurations

The JESD204B IP core parameters (L, M and F) in this hardware checkout are natively supported by the DAC37J84 device and Quick Start tab of DAC3XJ8XEVM GUI. The transceiver data rate, device clock frequency, and other JESD204B parameters comply with the DAC37J84 operating conditions.

The hardware checkout testing implements the JESD204B IP core with the following parameter configuration.

Table 6: Parameter Configuration

Configuration	Setting	Setting	Setting	Setting
LMF	148	244	442	841
HD	0	0	0	1
S	1	1	1	1
N	16	16	16	16
N'	16	16	16	16
CS	0	0	0	0
CF	0	0	0	0
Subclass	1	1	1	1
DAC Interpolation	8	4	2	1
DAC Device Clock (MHz)	983.04	1228.8	1228.8	1228.8
DAC Data Input Rate (MSPS)	122.88	307.2	614.4	1228.8
FPGA Device Clock (MHz) ⁽⁶⁾	245.76	307.2	307.2	307.2

⁽⁶⁾ The device clock is used to clock the transceiver.



21

Configuration	Setting	Setting	Setting	Setting
FPGA Management Clock (MHz)	100	100	100	100
FPGA Frame Clock (MHz) ⁽⁷⁾	122.88	307.2	307.2	307.2
FPGA Link Clock (MHz) (7)	245.76	307.2	307.2	307.2
FPGA TX PHY Mode ⁽⁸⁾	Bonded	Bonded	Bonded	Non-bonded
PCS Option ⁽⁹⁾	Hard PCS	Soft PCS	Soft PCS	Soft PCS
Character Replacement	Enabled	Enabled	Enabled	Enabled
Test Data Pattern	 (0xF1, 0xE2, 0xD3, 0xC4, 0xB5, 0xA6, 0x97, 0x80) ⁽¹⁰⁾ Sine ⁽¹¹⁾ Single pulse ⁽¹²⁾ 	 (0xF1, 0xE2,0xD3, 0xC4) ⁽¹⁰⁾ Sine ⁽¹¹⁾ Single pulse ⁽¹²⁾ 	 (0xF1, 0xE2) (10) Sine (11) Single pulse (12) 	 (0xF1) ⁽¹⁰⁾ Sine ⁽¹¹⁾ Single pulse ⁽¹²⁾

Test Results

The following table contains the possible results and their definition.

Table 7: Results Definition

Result	Definition
PASS	The Device Under Test (DUT) was observed to exhibit conformant behavior.

⁽⁷⁾ The FPGA frame clock and link clock for LMF=244, 442, and 841 modes are sourced directly from the FPGA device clock (LMK04828 clock channel CLKout0). For LMF=148 mode, the link clock is sourced directly from the FPGA device clock, while the frame clock is sourced from the LMK04828 clock channel CLKout12 through the FMC connector.



⁽⁸⁾ The ATX PLL is used in the JESD204B IP core. The TX PHY mode selected is compatible with the transceiver channel placement rules in the Quartus II software.

⁽⁹⁾ A data rate beyond 12200 Mbps requires a soft PCS to be enabled in the JESD204B IP core.

⁽¹⁰⁾ Each frame clock cycle consists of the test pattern in parentheses. Refer to JESD204B specification section 5.1.6.2 for short transport layer test pattern definition.

⁽¹¹⁾ Sine wave pattern is used in TL.2 and SCR.2 test cases to verify that pattern generated in the FPGA transport layer is transmitted by DAC analog channel.

⁽¹²⁾ Single pulse pattern is used in deterministic latency measurement test cases DL.1 and DL.2 only.

Result	Definition
PASS with comments	The DUT was observed to exhibit conformant behavior. However, an additional explanation of the situation is included, such as due to time limitations only a portion of the testing was performed.
FAIL	The DUT was observed to exhibit non-conformant behavior.
Warning	The DUT was observed to exhibit behavior that is not recommended.
Refer to comments	From the observations, a valid pass or fail could not be determined. An additional explanation of the situation is included.

The following table shows the results for test cases CGS.1, CGS.2, ILA.1, ILA.2, ILA.3, TL.1, TL.2, SCR.1 and SCR.2 with different values of L, M, F, SCR, K, data rate, DAC output rate, FPGA link clock and sysref pulse frequency.

Table 8: Test Results

Test	L	М	F	SCR	К	Data rate (Mbps)	DAC Output Rate (MSPS)	FPGA Link Clock (MHz)	Sysref Pulse Frequency (MHz)	Result
1	1	4	8	0	16	9830.4	983.04	245.76	3.84	Pass with comments
2	1	4	8	1	16	9830.4	983.04	245.76	3.84	Pass with comments
3	1	4	8	0	32	9830.4	983.04	245.76	3.84	Pass with comments
4	1	4	8	1	32	9830.4	983.04	245.76	3.84	Pass with comments
5	2	4	4	0	16	12288	1228.8	307.2	9.6	Pass with comments
6	2	4	4	1	16	12288	1228.8	307.2	9.6	Pass with comments
7	2	4	4	0	32	12288	1228.8	307.2	4.8	Pass with comments
8	2	4	4	1	32	12288	1228.8	307.2	4.8	Pass with comments



23

Test	L	м	F	SCR	к	Data rate (Mbps)	DAC Output Rate (MSPS)	FPGA Link Clock (MHz)	Sysref Pulse Frequency (MHz)	Result
9	4	4	2	0	16	12288	1228.8	307.2	19.2	Pass with comments
10	4	4	2	1	16	12288	1228.8	307.2	19.2	Pass with comments
11	4	4	2	0	32	12288	1228.8	307.2	9.6	Pass with comments
12	4	4	2	1	32	12288	1228.8	307.2	9.6	Pass with comments
13	8	4	1	0	20	12288	1228.8	307.2	20.48	Pass with comments
14	8	4	1	1	20	12288	1228.8	307.2	20.48	Pass with comments
15	8	4	1	0	32	12288	1228.8	307.2	19.2	Pass with comments
16	8	4	1	1	32	12288	1228.8	307.2	19.2	Pass with comments

Table 9: Test Results For Deterministic Latency

Test	L	М	F	SCR	К	RBD (13)	Data rate (Mbps)	DAC Output Rate (MSPS)	FPGA Link Clock (MHz)	Total Latency Result
DL.1	1	4	8	1	32	31	9830.4	983.04	245.76	Pass, ~810.8-811.2 ns
DL.2	1	4	8	1	32	31	9830.4	983.04	245.76	Pass, ~810.9-811.3 ns
DL.1	2	4	4	1	32	31	12288	1228.8	307.2	Pass, ~391.5–391.7 ns
DL.2	2	4	4	1	32	31	12288	1228.8	307.2	Pass, ~391.4–391.6 ns

 $^{(13)}\,$ Set the RBD value in the DAC3XJ8XEVM GUI.


Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report

Test	L	М	F	SCR	К	RBD (13)	Data rate (Mbps)	DAC Output Rate (MSPS)	FPGA Link Clock (MHz)	Total Latency Result
DL.1	4	4	2	1	32	31	12288	1228.8	307.2	Pass, ~279.1–279.2 ns
DL.2	4	4	2	1	32	31	12288	1228.8	307.2	Pass, ~279.1–279.3 ns
DL.1	8	4	1	1	32	31	12288	1228.8	307.2	Pass, ~215.6–215.8 ns
DL.2	8	4	1	1	32	31	12288	1228.8	307.2	Pass, ~215.6–215.8 ns

Figure 9 shows the results of the alarm and error checking at DAC3XJ8XEVM GUI for LMF = 841 configuration. No link initialization alarm or error is reported.

Figure 13: Sine wave at DAC analog channel output

Figure shows the sine wave output from DAC analog channel.






⁽¹³⁾ Set the RBD value in the DAC3XJ8XEVM GUI.

Figure 14: Deterministic Latency Measurement For LMF = 442 Configuration

Figure shows the time difference between pulses in deterministic latency measurement for LMF = 442 configuration.



Test Result Comments

In each test case, the TX JESD204B IP core successfully initializes from CGS phase, ILA phase, and until user data phase. The jesd204_tx_int signal is asserted because the DAC deasserts sync_n initially and then asserts sync_n for a duration of more than 5 frames plus 9 octets. The sync_reinit_req bit of tx_err register (bit 4) is set. Since there is no register available at the DAC to set the initial logic level of sync_n signal, the jesd204_tx_int signal is asserted during link initialization. There is no other error bit being set in the tx_err register throughout CGS.2 and ILAS.1- 3 test cases. Other than the TX interrupt, the behavior of the TX JESD204B IP core meets the passing criteria. To clear the interrupt, write "1" to tx_err (bit 4) register. From the **DAC3XJ8X Controls** > **Alarms and Errors** tab in DAC3XJ8XEVM GUI, no error pertaining to RX JESD204B IP core is reported.

For LMF=148 configuration, 9.8304 Gbps is the highest data rate achievable using the EVM on-board clocking mode; the period of SYSREF pulses for K=32 configuration needs to be 1 LMFC in order to get a stable link initialization.

No data integrity issue is observed from the short transport layer test pattern checkers at DAC JESD core. Sine wave is observed at all four analog channels when sine wave generators in FPGA are enabled.

In the deterministic latency measurement, consistent total latency is observed across the JESD204B link and DAC analog channels.



AN 719 Document Revision History

Date	Version	Changes
September 2014	2014.09.22	Revised the deterministic latency measurement results in Table 9 .
September 2014	2014.09.05	Initial release.

